With the scaling of technology, the variability of timing performances of digital circuits is increasing. In this paper, we propose a first order analytical modeling of the standard deviations of basic CMOS cell timings. The proposed model is then used to define a statistical characterization protocol which is fully compliant with standard characterization flows. Validation of this protocol is given for a 90nm process.
Introduction
With the scaling of technology, digital circuits are being designed to operate at ever increasing clock frequencies. At the same time, process fabrication uncertainties are becoming more important resulting in larger parameter variations and thus in larger timing performance variations. Within this context, the verification before fabrication of the circuit timings, which has always been a critical design step, is becoming too pessimistic and inadequate.
The common way to verify the timings of a circuit, and thus to validate it, is to use the well known multiple corner (Process, Voltage, Temperature) based approach during the static timing analysis (STA). The main drawback of such an analysis lies in its conservatism [1] . If the resulting design margins guarantee obtaining high yield values, they may induce some convergence problem during the timing optimization step. The Statistical Static Timing Analysis (SSTA) [1] [2] [3] [4] appears as a powerful alternative to reduce these design margins and also to take inter and intra-die process dispersions into account. Intra-die variability, which has become a substantial part of the overall process variability, is not modeled, resulting in an increasing loss of accuracy.
Like the traditional timing analysis STA, the main aim of SSTA is to provide timing information allowing to guarantee the functionality of a design. The main difference between STA and SSTA lies in the nature of the information reported. Indeed, statistical analysis propagates probability density function of timing performance rather than worst case timings. This constitutes a significant advantage allowing the estimation of the manufacturing yield.
However SSTA presents some drawbacks. Firstly, the timing analysis itself is, from a computation cost point of view, more expensive than the traditional corner approach. Secondly, structural correlations introduced by the logic synthesis must be captured to obtain accurate pdf of the propagation delays [block based]. Thirdly, it requires, at the library level, an expensive characterization step. This paper investigates the latter problem and a solution is proposed to accurately and quickly evaluate the dispersions of standard cell timing performances. In section III, first order analytical expressions of the standard deviations of CMOS cell timings are deduced from an analytical timing representation, which is briefly introduced in section II. Section IV is then dedicated to the validation of the resulting expressions and to the analysis of their properties. These properties are then exploited to define a statistical characterization protocol of CMOS cells. Finally a conclusion is drawn in section VI. Note that to facilitate the reading, table 1 lists all the notations used in the paper. 
Analytical Timing Representation
Modeling the transistor as a current generator [5] , the output transition time of CMOS primitives can directly be obtained from the modeling of the (dis)charging current that flows during the switching process of the structure and from the amount of charge (C L ⋅V DD ) to be transferred from the output to the supply rails as :
where I MAX is the maximum current available in the structure. The key point here is to evaluate this maximum current which depends on the input controlling condition and also on the output load value. For that, two domains have to be considered: the Fast input and the Slow input range.
In the Fast input ramp domain, the high slew rate of the incoming signal forces the structure to provide all the current it can deliver [5] . As a result, the switching current has a maximum and constant value which can easily be obtained from the alpha power law model [6] :
a. Output transition time modeling
Combining then (1) and (2) finally leads to the output transition time expression associated to the Fast input ramp range
As shown, this expression captures all the sensitivity of the output transition time to process parameters such as V T , Cox but also on design parameters such as C L and W.
In the Slow input ramp domain, the maximum switching current decreases with the input ramp duration. Extending the results of [5] to general value of the velocity saturation index, the maximum switching current flowing in a CMOS structure is
Where τ IN is the input ramp duration (the output transition time of the controlling structure). It is usually measured between 80% and 20% of V DD and extrapolated on the full voltage swing. Combining (1) and (3) with (5), we finally obtain a manageable transition time expression for a falling output edge in the Slow input ramp domain:
with an equivalent expression for the rising edge. As expression (3), (5) constitutes an explicit expression of the output transition time in the slow input ramp domain. To conclude with the modeling of the output transition time, one can observe that in the Fast input range the transition time only depends on the output load while in the slow input range, it also depends on the input transition time duration, and is threshold voltage independent.
b. Propagation delay modeling
The delay of a basic CMOS structure is load, gate size and input slew dependent. Following [7] [8] , the input slope and the I/O coupling capacitance C M can be introduced in the propagation delay as
This expression captures all the delay sensitivity of basic CMOS structures to its environment (τ IN , τ out ), and also all the sensitivity to the main process parameters through the term τ out .
Analytical Standard Deviation Model
Normal distributions of standard cell timing performance can be obtained from the analytical model introduced in section II. More precisely, analytical expressions of propagation delay and output transition time standard deviations can be derived from the statistical error propagation expression below:
where f stands for the timing performance under consideration (propagation delay or output transition time, p i are the process parameters and cov(p i ,p j ) is the co-variance between process parameters p i and p j .
a-Output transition time standard deviation
The output transition time model introduced in section II clearly distinguishes two kinds of behaviours for any CMOS cell: one for fast input ramp domain, and another one for slow input ramp domain.
In the Fast input ramp domain, it appears following (3) that output transition time does only depend on two geometrical process parameters (W and C ox ) and one electrical process parameter (Vt). Combining expressions (7) and (3) 
where σ(V t ), σ(1/T ox ), σ(W), are respectively the standard deviation of the threshold voltage, the oxide thickness and the width of the transistor, and Cor(p i ,p j ) are the correlation factors between two process parameters p i and p j . Following the same reasoning to determine the standard deviation of the output transition time in the Slow input ramp domain, we have obtained the following expression: 
Note that expression (10) does not depend on the threshold voltage standard deviation resulting in a simpler expression than (9). This was expected from (6) which is threshold voltage independent.
b-Propagation delay standard deviation
Assuming, without loss of generality, that output load value is greater that the I/O coupling capacitance C M (see (6)), we obtained the expression of the propagation delay standard deviation in the Fast input ramp domain: 
and in the Slow one: 
c-Discussion
In the two preceding paragraphs, we have deduced, from a first order timing representation, analytical expressions of the normalized (with respect to the nominal output transition time of the considered cell) standard deviation of both propagation delay and output transition time. If this choice may appear arbitrary, it leads to an interesting result. Indeed, eq. (9) and (10) show that the normalized standard deviation of the output transition times does not depend on the output load and input ramp values. Similarly the normalized standard deviation of the propagation delay only depends on process parameters and on the input to output ramp duration ratio (τ IN /τ OUT ). In other words, it is possible to extract from electrical simulations, unique normalized standard deviation curves of both propagation delay and output transition time. Since these curves are representative of the whole design space (defined by the max slew and load values) they can be efficiently exploited to speed up the statistical characterization step of library cells. Before discussing in detail the implications of this result, let us first validate it.
Validation
In order to validate the existence of these unique and representative characteristics, we extracted from electrical simulations, the standard deviations of the propagation delay and output transition time of various basic cells designed with 90nm and 65nm processes. Statistical BSIM4 model cards, in which inter-die and intra-die variations are characterized separately, were used to perform these simulations.
The simulated values, obtained for a wide range of output load (C L =1fF to 660fF ) and input ramp values (τ IN = 1ps to 1ns), have allowed plotting the evolutions of the normalized standard deviations with respect to the input to output ramp duration ratio (τ IN /τ OUT ). Fig.1 is typical illustration of the evolutions for various standard cells designed with 90nm process. As expected from the preceding discussion, the normalized values of σ(T HL ) and σ(τ outHL ) obtained, for a given inverter, and for various loading and controlling conditions belong to the same curves.
However the evolution of the output transition time standard deviation exhibits a linear behaviour (for τ IN /τ OUT values ranging between 1 and 2.5) which is not captured by expressions (9) and (10). This linear behaviour corresponds to the transition from the fast input ramp domain to the slow one. Despite this lack of the model, the existence of a unique characteristic is verified by simulation validating thus the existence of unique standard deviation characteristics.
Statistical Characterization of Library Timing Performances
As mentioned in section III, the existence of these characteristic curves can be exploited to speed up the statistical characterization of library timing performances. Indeed rather than performing Monte Carlo simulations to evaluate the standard deviations of the timings for every (τ IN , C L ) couple reported in the timing look up tables, one can run few Monte Carlo simulations to obtain the evolutions of the normalized standard deviations. Then, look up tables reporting the absolute values of the timing performances variability can be filled (by interpolation) from the mean values of the output transition time, usually reported in the tlf. Fig.2 illustrates the resulting characterization protocol. It goes off as explain below. In a first step, the output load and input ramp values for which the standard cell under consideration has been characterized are extracted from the timing library format. In a second step, Monte Carlo analyses are performed in order to determine the standard deviation values for the few load values and all the input ramp values (i.e. for loading and controlling conditions identified by • in Fig.2) . The choice of C L values, for which these Monte Carlo simulations are performed, is done in order to capture the minimum and maximum (τ IN /τ OUT ) values but also the (τ IN /τ OUT ) values ranging from 0.5 to 2.5 i.e. to properly sample the transition for the fast input ramp domain to the slow one. Note that the limit between these two domains is fully defined by the following expression [5] :
The evolution of the normalized standard deviation is then plotted (i.e. reported in a one line look up table). Finally the statistical timing look up table is filled (by interpolation) considering the mean values of the output transition time provided by the tlf. As illustrated by Fig.2 , the proposed characterization method requires 80% less Monte Carlo simulations for 5 by 5 look up tables while maintaining a high accuracy level.
The accuracy of the method is illustrated by tables 2 and 3. They give, for all inverters of 65nm library, the relative discrepancies obtained for the transition time and the delay with respect to a brute force method for which Monte Carlo simulations have been performed for all (τ IN , C L ) couples. As shown, the relative discrepancies are lower than 5% validating the proposed characterization protocol. 
Conclusion
In this paper, we have derived from a first order analytical modeling of timing performance, a method allowing the statistical characterization of library timing performance. The proposed method presents two main advantages. Firstly, it is fully compliant with usual characterization methods and can easily be automated. Secondly, it requires a number of Monte Carlo simulations which is, in average, 80% less important than with a brute force approach, while keeping an equivalent level of accuracy (95%).
